707
edits
Z80: Difference between revisions
Jump to navigation
Jump to search
m
→BIT n,(HL): Alter style of linking
(Rearrange SCF/CCF section) |
m (→BIT n,(HL): Alter style of linking) |
||
| Line 17: | Line 17: | ||
=== BIT n,(HL) === | === BIT n,(HL) === | ||
Upon executing BIT n,(HL) instructions, bits 3 and 5 of the F register are [http://zx.pk.ru/attachment.php?attachmentid=2989 memptr_eng.txt | Upon executing BIT n,(HL) instructions, bits 3 and 5 of the F register are copied from an internally buffered register pair now commonly referred to as MEMPTR, as described in [http://zx.pk.ru/attachment.php?attachmentid=2989 memptr_eng.txt]. | ||
Woody has confirmed that bits 3 and 5 of the flags are copied on all BIT instructions on both a Zilog Z80 and an NEC clone (stated on the link above as being "unverified"). | Woody has confirmed that bits 3 and 5 of the flags are copied on all BIT instructions on both a Zilog Z80 and an NEC clone (stated on the link above as being "unverified"). | ||